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Abstract
In this work we apply the timing veriﬁcation tool OpenKronos, which is based
on timed automata, to verify correctness of numerous asynchronous circuits. The
desired behavior of these circuits is speciﬁed in terms of signal transition graphs
(STG) and we check whether the synthesized circuits behave correctly under the
assumption that the inputs satisfy the STG conventions and that the gate delays
are bounded between two given numbers. Our results demonstrate the viability of
the timed automaton approach for timing analysis of certain classes of circuits.
1 Introduction
Today most of circuit veriﬁcation and analysis is done while maintaining a
separation between the logical functionalities of a circuit and the delay prop-
erties of its components. For clocked synchronous circuits, the size of the
clock cycle can be determined by computing the accumulated delays along
the longest path from inputs to latches. Assuming that the cycle time is suﬃ-
ciently large, the functional veriﬁcation of the circuit can proceed by ignoring
gate and wire delays and by treating the whole circuit at the abstraction level
of an untimed sequential machine. While this division of labor makes circuit
design and veriﬁcation a more tractable process, it makes it more diﬃcult to
satisfy the ever-growing demands for more performance. The reason is that in
reality logic and timing have complex mutual interactions, and two diﬀerent
realizations of the same combinational function, having the same path length
can diﬀer signiﬁcantly in their maximal stabilization times. The path length
only gives an upper-approximation of the propagation delay, taking into ac-
count worst-cases which are, more often than not, impossible when logic is
taken into account (“false paths”).
A lot of asynchronous circuits [MB59,U69,KKTV93,BS94] design has been
done within the speed-independent paradigm. The desired behavior of a circuit
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is speciﬁed as a kind of “protocol” between the circuit and its environment.
This protocol does not assume two distinct phases in every operation cycle (ar-
rival of inputs and computation of next-state and output) and hence the circuit
speciﬁcation cannot be decomposed naturally into a combinational function
and a memory. 2 The major burden in asynchronous design is to detect oc-
currences of certain subsets of events (which may appear in various orders)
which are suﬃcient for triggering further events in the circuit. This approach
requires a large silicon investment in event-detection mechanisms and it has
been observed, e.g. [MM93,CKK+98], that by taking delay information into
account, many behaviors anticipated by the speed-independent design cannot
actually happen and the size of the circuit can be reduced signiﬁcantly by
putting such behaviors in the “don’t-care” category.
These and other observations call for a formal model in which the inter-
action between logic and delays can be expressed naturally, and which can
serve as a basis for design and validation tools that take advantage of this ex-
pressive power. Timed automata [AD94] constitute such a model. These are
automata augmented with auxiliary clock variables whose role in the model
is to measure the time elapsed since the occurrence of certain events. Using
these clocks, the phenomenon of uncertain but bounded delay between two or
more events can be expressed in a very natural manner. Of course, timed
automata (henceforth TA) inherit from automata the capability to model any
complex discrete dynamics and hence they are more expressive than mod-
els based on timed marked graphs whose analysis can be performed using
the Max-Plus algebra. Indeed, it was shown [D89,L89,MP95] that circuits
with bi-bounded gate or wire delays can be transformed into networks of
timed automata which can serve as a basis for simulation, veriﬁcation and
automatic design. Several tools for TA veriﬁcation have been implemented
[LPY97,DOTY96] and applied to various problems, including timing anal-
ysis of circuits [MY96,BMPY97,TB97,TKB97,TKY+98,BMT99]. Alternative
models which are used to address the same class of problem are based on some
variants of timed Petri nets [BD91,HB95,BM98,SY95,YR99,KB99,ZM00] and
it will be interesting to compare them with the TA-based approach both in
terms of modeling and expressivity and in terms of underlying computational
diﬃculty.
This work describes the application of the TA-based veriﬁcation method-
ology and the tool OpenKronos [BDM+98] to the veriﬁcation of asynchronous
circuits. We take two dozens of typical asynchronous circuits realized by
gates having bi-bounded delays. Using standard TA reachability methods we
attempt to verify that these circuits behave according to their speciﬁcations.
Our performance results indicate how far one can go by applying brute-force
veriﬁcation to the rich TA model (we were able to verify circuits with up to
17 gates) and from where you need to augment veriﬁcation with a compo-
2 This is not the case in burst-mode circuits which are out of the scope of this paper.
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Fig. 1. A circuit with delays.
sitional methodology and with specialized techniques that take advantage of
the special structure of the sub-class of TA that correspond to circuits.
The rest of the paper is organized as follows: in Section 2 we describe how
we model bi-bounded delays using timed automata and how timing veriﬁcation
is applied to these models. In Section 3 we illustrate, using an example, how
the joint behavior of the circuit and of its STG speciﬁcation are converted into
a timed automaton and analyzed by OpenKronos. Finally, the veriﬁcation
results for the benchmark examples are reported in Section 4.
2 Modeling Delays with Timed Automata
In this section we sketch informally our approach for modeling circuits with
bi-bounded delays using timed automata [MP95,MY96,BMT99]. We view a
circuit as a network consisting of Boolean gates and (non-deterministic) delay
elements as in Figure 1. A Boolean gate can be viewed as a memoryless func-
tion from signals to signals. Each delay element is characterized by an interval
[l, u] of lower- and upper-bounds on the propagation times of events from the
input to the output (wire delays can be modeled as a special case where the
Boolean function is the identity). We assume that the delays are inertial:
changes that do not persist for l time are ﬁltered away. More reﬁned delay
models can be deﬁned at the price of more complex analysis. Due to uncer-
tainty a delay element can transform an input signal into uncountably-many
diﬀerent output signals, as demonstrated in Figure 2, and hence the corre-
sponding operator D[l,u] is non-deterministic, i.e. set-valued. The semantics
of the circuit is the set of all solutions of a system of equations and inclusions
on signals of the form:
yi = fi(x1, . . . , xn) xi ∈ D[li,ui](yi)
We translate every equation into a timed automaton whose set of behav-
iors coincides with the set of solutions of the equation and the composition
of all these automata generates exactly all the possible behaviors of the cir-
cuit under all possible choices of delays. The automaton for a Boolean gate
yi = fi(x1, . . . , xn) is simply a one-state automaton which generates all the
tuples satisfying the equation. Each delay element of the form x ∈ D[l,u](y) is
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Fig. 2. An input signal α and a sample {β1, . . . , β7} of the set D[1,3](α) of its delayed
outputs.
modeled by one timed automaton with 4 states and one clock as depicted in
Figure 3. State (0, 0) is a stable state where the input y and the output x are
both 0. As soon as the input y changes to 1, a transition to the excited state
(1, 0) is made and a clock C is reset to zero and starts measuring the time
since the event. The transition from (1, 0) back to (0, 0) signiﬁes a “regret”
of the input before the propagation of the event to the output. Such regret
transitions can be avoided in certain models which assume that the input be-
haves according to some protocol, or be replaced by an “error” transition if
the design methodology disallows such phenomena. 3 When at state (1, 0), if
the clock value crosses the lower bound l, the output can change to 1 and the
automaton moves to the stable state (1, 1). However, as long as the upper
bound u has not been reached, the automaton may stay in (1, 0). The ability
to express and analyze this temporal uncertainty is the main feature of TA.
Unlike deterministic models used in SPICE simulation, a circuit modeled using
such bi-bounded delay elements and their corresponding TA will have many
behaviors, even in the presence of a single input signal. However all these be-
haviors can be captured using geometric methods based on the possible ranges
of the values of clock variables. The generators of input signals can also be
modeled as timed automata, expressing various restrictions on the inputs such
as timing bounds on their frequency or some protocols of interaction with the
circuit that they are assumed to follow. By combining these automata with
those that model the circuit, it is possible, in principle, to simulate all the
possible behaviors of the circuit, in the presence of all admissible inputs and
choices of delays and hence lift formal veriﬁcation methodology from untimed
3 A more realistic model of inertial delays might require more states and clocks and is
currently under investigation.
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y = 0/C := 0
y = 1
y = 0
y = 1∧
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y = 1/C := 0
y = 0∧
l ≤ C∧
C ≤ u
(0, 1)
y = 1∧
C < u
y = 0∧
C < u
(1, 0)(0, 0)
(1, 1)
Fig. 3. The timed automaton for a delay element. The runs of the automaton are
exactly those satisfying y ∈ D[l,u](x).
to timed circuit models.
As an illustrative example consider the two independent oscillators appear-
ing in Figure 4. Suppose that initially they are both in state 0 and hence the
reachability analysis starts at global state (0, 0) with clocks at (0, 0). The prod-
uct automaton may stay at (0, 0) as long as none of the clocks has crossed its
corresponding upper-bound. In this example, where u1 < u2, the set of clock
values reachable via time passage at state (0, 0) is {(x1, x2) : x1 = x2 ≤ u1}.
By intersecting this set with the transition guard C1 ≥ l1 we obtain the set
{(x1, x2) : l1 ≤ x1 = x2 ≤ u1} which denotes all the clock valuations in
which the transition from (0, 0) to (1, 0) is enabled. Since this transition
resets C1 we may reach (1, 0) at any point in the clock space belonging to
{(0, x2) : l1 ≤ x2 ≤ u1}. From there, by time passage, we may reach the set
{(x1, x2) : l1 ≤ x2 ≤ u2 ∧ l1 ≤ x2 − x1 ≤ u1}, and this set, in turn, can be
intersected with the condition C2 ≥ l2 for moving to (1, 1) etc. The reader
can ﬁnd formal deﬁnitions of TA reachability analysis in [A99,Y98].
From a theoretical standpoint all the interesting problems concerning TA
(and circuits modeled by them) can be solved algorithmically. These problems
include absence of hazards, bounded response properties, absence of shortcuts
in transistor models, conformance with communication protocols and many
other properties currently classiﬁed under diﬀerent sub-topics in circuit design.
Other problems which can be formulated and theoretically solved are the con-
troller synthesis problem (the automatic derivation of delay parameters and
transition conditions in order to guarantee satisfaction of certain properties)
and the time-optimal controller synthesis problem (choosing parameters and
conditions that will lead the automaton into a set of states as soon as possible,
e.g. into the set of stable states in a combinational circuit). However, due to
the complexity of TA analysis, many researchers and practitioners prefer less
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Fig. 4. (a) Two TA representing two independent oscillators. (b) The ﬁrst steps in
computing all their possible behaviors. Dashed lines indicate discrete transitions.
expressive but more tractable models. We believe that in the long run it is
better to separate considerations of modeling adequacy from more pragmatic
considerations related to tool performance. In other words, it is better to have
ﬁrst a general model which describes the phenomenon in question in a faith-
ful manner and only later to devise various techniques in order to overcome
veriﬁcation complexity. Our strategy is thus to use the full TA model and see
what is the largest chunk of circuitry that can be wholly analyzed using TA
technology, before resorting to abstraction and approximation techniques.
3 Modeling and Verification of Asynchronous Circuits
We have applied OpenKronos to several benchmark examples of asynchronous
circuits taken from [PCKP00]. The intended behaviors of these circuits were
speciﬁed using signal transition graphs (STGs), which are essentially Petri nets
whose transitions are labeled by events corresponding to rising and falling of
signals. An STG represents a “protocol” of interaction between a component
and its environment. As an example, consider the circuit half which realizes
a half handshake between two adjacent stages in a pipeline. The circuit has
two input signals Ri and Ai and two output signals Ro and Ao. The behavior is
speciﬁed by the STG of Figure 5-(b). This speciﬁcation deﬁnes only a partial-
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order among events and is indiﬀerent, for example, to the order between Ao+
and Ai+. The marking graph of this speciﬁcation is the automaton of Figure 5-
(c) which accepts all the linearizations of the partial-order. It is assumed that
the environment respects the speciﬁcation (e.g. Ai will not rise before Ro goes
up). We want to verify whether the circuit implementation behaves properly,
that is, the Ao and Ro events take place only when they are allowed by the
STG.
The circuits realizing the speciﬁcations were synthesized as follows. Ini-
tially the asynchronous synthesis tool Petrify [CKK+97] was used to transform
the STG speciﬁcations into circuits built from complex gates with arbitrary
fan-in. These circuits are speed-independent by construction and hence do
not need veriﬁcation. These circuits were then transformed using the tool SIS
[SSL+92] into circuits realized by gates from standard cell libraries with fan-in
2. The circuit synthesized for the half speciﬁcation is depicted in Figure 5-(d)
and it has ﬁve internal variables in addition to inputs and outputs.
This transformation does not take into account potential hazards that
could be generated by internal signals. Our goal is to prove that they behave,
nevertheless, correctly, under certain assumptions of gate delays (assumed to
be in the interval [27, 33]) and timing constraints for the external environment.
According to the principles described in the previous section the circuit is
modeled as a product of timed automata with a clock for each gate – in this
case 7 clocks. This timed automaton description is generated automatically
from the circuits. The STG speciﬁcation is translated automatically into an
untimed automaton isomorphic to the marking graph, with error transitions
added for every output event and a state in which it is not enabled (e.g. event
Ro- induces an error transition from state 3 in the automaton of Figure 5-(c)).
Additional timing constraints on the inter-arrival times of the input events are
modeled using an additional automaton and a clock for each input signal.
The veriﬁcation problem that we pose is whether the set of all time-
constrained behaviors of the circuit contains a behavior not included in the
semantics of the STG. Technically this question is equivalent to whether an
error transition is reachable in the composition of all the abovementioned
automata. For the half circuit, if we assume no timing restrictions on the
inputs, we ﬁnd the following error trace:
27 Ro+ Ai+ 27 g3- g2+ Ao+ Ri- 27 g3+ 27 g4+
Ro- Ai- 27 g2- g1- 27 Ao- Ri+ Ro+ Ai+ g2+ 27 Ro-
In this trace, Ro goes up after 27 time units and this is followed immediately
by rising of Ai. Then after more 27 time the output of gate 3 falls and that of
gate 2 rises, and so on, until ﬁnally Ro- occurs before being enabled by Ao+.
On the other hand, if we assume further that the any two changes of an input
variable are separated by some time in [900, 1111], the circuit is proved correct
(similar results under this last assumption were obtained in [PCKP00]).
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Fig. 5. The half circuit: (a) The block diagram. (b) The STG speciﬁcation circuit.
The boxes are PN transitions labeled by rising and falling of signals. All the PN
places, except those with tokens at the initial conﬁgurations, are omitted. (c) The
equivalent automaton for the speciﬁcation. (d) The synthesized circuit.
4 Experimental Results
We have applied the procedure described above to 21 asynchronous circuits
whose sizes range between 6 to 24 gates. A timed automaton corresponding
to a circuit with n variables has n clocks and up to 2n discrete states 4 (not
4 A discrete state consists of the values of all wires, without the timing information.
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all which might be reachable). The analysis is performed on the product of
this TA with the automata for the STG speciﬁcation and the automata that
model the time-constrained inputs (OpenKronos generates the product “on-
the-ﬂy”). For each circuit we have tried to compute the “simulation graph”
(see [Y98]) whose states are pairs of the form (q, F ) where q is a discrete state
and F is a polyhedral subset of the clock space. Depending on the temporal
complexity of the automaton, the size of this graph might be signiﬁcantly
larger than the number of discrete states. Computing the simulation graph
amounts to computing all the reachable states of the TA, and this computation
is needed to prove that the circuit is correct. For incorrect circuits bugs can
usually be found much before the completion of this computation. As table 1
shows, we were able to perform this exhaustive analysis to 15 circuits out of
21. For the remaining 6, we were able to compute around 500000 symbolic
states in about 10 minutes with the available memory (all the results were
obtained on a SUN UltraSparc 10 with 2GB of memory). Among these we
found, nevertheless, bugs in two, namely tsend-bm and mr1. These results
were obtained using the standard reachability analysis algorithm for timed
automata, unlike the approach of [PCKP00], which inspired our work, where
a special heuristic which alternates between timed and untimed analysis is
applied. Note that our veriﬁcation results diﬀer from those of [PCKP00]
because they consider any “regret” transition in internal gates as an error
transition, while we accept such behaviors as long as the STG speciﬁcations
concerning observable behaviors are respected.
The ability of OpenKronos to treat such non-trivial asynchronous circuits
is a source of optimism concerning the future applicability of TA analysis to
timing veriﬁcation. We believe that if these results could be achieved without
any heuristic, much larger circuits could be veriﬁed by combining the veriﬁca-
tion engine of OpenKronos with general and circuit-speciﬁc abstraction and
approximation techniques [B96,AIKY95,WD94,TAKB96,ZM00], combination
of timed and untimed veriﬁcation [PCKP00], relative timing [SGR99,KB99],
partial-order methods [BM98] and other techniques reported in the literature.
Acknowledgment: We thank Jordi Cortadella and Marco Pena for pro-
viding us with the benchmarks and for many discussions. Ken Stevens, Mike
Kishinevski and Luciano Lavagno answered various questions concerning asyn-
chronous circuits.
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